

APPARATUS AND METHOD FOR DETECTING ADDRESS  
CHARACTERISTICS FOR USE WITH A TRIGGER  
GENERATION UNIT IN A TARGET PROCESSOR

This application claims priority under 35 USC §119(e)(1) of Provisional Application Number 60/434,021 (TI-34662P) filed December 17, 2002.

**Related Applications**

5 U.S. Patent Application (Attorney Docket No. TI-34654), entitled APPARATUS AND METHOD FOR SYNCHRONIZATION OF TRACE STREAMS FROM MULTIPLE PROCESSORS, invented by Gary L. Swoboda, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent  
10 Application (Attorney Docket No. TI-34655), entitled APPARATUS AND METHOD FOR SEPARATING DETECTION AND ASSERTION OF A TRIGGER EVENT, invented by Gary L. Swoboda, filed on

5 even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI- 34656), entitled APPARATUS AND METHOD FOR STATE SELECTABLE TRACE STREAM GENERATION, invented by Gary L. Swoboda, filed on even date herewith, and assigned to  
10 the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34657), entitled APPARATUS AND METHOD FOR SELECTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE EXECUTION, invented by Gary L. Swoboda and Krishna Allam,  
15 filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34658), entitled APPARATUS AND METHOD FOR REPORTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE EXECUTION,  
20 invented by Gary L. Swoboda, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34659), entitled APPARATUS AND METHOD FOR A FLUSH PROCEDURE IN AN INTERRUPTED TRACE STREAM, invented by Gary L. Swoboda,  
25 filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34660), entitled APPARATUS AND METHOD FOR CAPTURING AN EVENT OR COMBINATION OF EVENTS RESULTING IN A TRIGGER SIGNAL IN A TARGET PROCESSOR,  
30 invented by Gary L. Swoboda, filed on even date herewith, and assigned to the assignee of the present application;

5 U.S. Patent Application (Attorney Docket No. TI-34661),  
entitled APPARATUS AND METHOD FOR CAPTURING THE PROGRAM  
COUNTER ADDRESS ASSOCIATED WITH A TRIGGER SIGNAL IN A  
TARGET PROCESSOR, invented by Gary L. Swoboda, filed on  
even date herewith, and assigned to the assignee of the  
10 present application; U.S. Patent Application (Attorney  
Docket No. TI-34663), entitled APPARATUS AND METHOD FOR  
TRACE STREAM IDENTIFICATION OF A PROCESSOR RESET, invented  
by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed  
on even date herewith, and assigned to the assignee of the  
15 present application; U.S. Patent (Attorney Docket No. TI-  
34664), entitled APPARATUS AND METHOD FOR TRACE STREAM  
IDENTIFICATION OF A PROCESSOR DEBUG HALT SIGNAL, invented  
by Gary L. Swoboda, Bryan Thome, Lewis Nardini and Manisha  
Agarwala, filed on even date herewith, and assigned to the  
20 assignee of the present application; U.S. Patent  
Application (Attorney Docket No. TI-34665), entitled  
APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A  
PIPELINE FLATTENER PRIMARY CODE FLUSH FOLLOWING INITIATION  
OF AN INTERRUPT SERVICE ROUTINE; invented by Gary L.  
25 Swoboda, Bryan Thome and Manisha Agarwala, filed on even  
date herewith, and assigned to the assignee of the present  
application; U.S. Patent Application (Attorney Docket No.  
TI-34666), entitled APPARATUS AND METHOD FOR TRACE STREAM  
IDENTIFICATION OF A PIPELINE FLATTENER SECONDARY CODE FLUSH  
30 FOLLOWING A RETURN TO PRIMARY CODE EXECUTION, invented by  
Gary L. Swoboda, Bryan Thome and Manisha Agarwala filed on

5 even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Docket No. TI-34667), entitled APPARATUS AND METHOD IDENTIFICATION OF A PRIMARY CODE START SYNC POINT FOLLOWING A RETURN TO PRIMARY CODE EXECUTION, invented by Gary L. Swoboda, Bryan  
10 Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U. S. Patent Application (Attorney Docket No. TI-34668), entitled APPARATUS AND METHOD FOR IDENTIFICATION OF A NEW SECONDARY CODE START POINT FOLLOWING A RETURN FROM A  
15 SECONDARY CODE EXECUTION, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34669), entitled APPARATUS AND METHOD FOR TRACE STREAM  
20 IDENTIFICATION OF A PAUSE POINT IN A CODE EXECUTION SEQUENCE, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34670), entitled APPARATUS AND METHOD FOR COMPRESSION OF A TIMING TRACE STREAM, invented by Gary L. Swoboda and Bryan Thome, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34671), entitled APPARATUS AND METHOD FOR  
25 TRACE STREAM IDENTIFICATION OF MULTIPLE TARGET PROCESSOR EVENTS, invented by Gary L. Swoboda and Bryan Thome, filed  
30

5 on even date herewith, and assigned to the assignee of the present application; and U.S. Patent Application (Attorney Docket No. TI-34672 entitled APPARATUS AND METHOD FOR OP CODE EXTENSION IN PACKET GROUPS TRANSMITTED IN TRACE STREAMS, invented by Gary L. Swoboda and Bryan Thome, filed  
10 on even date herewith, and assigned to the assignee of the present application are related applications.

**Background of the Invention**

15 1. Field of the Invention

This invention relates generally to the testing of digital signal processing units and, more particularly, to the detection of trigger events in a target processor that  
20 result in the generation of a trigger signals. The trigger events are related to the program execution and information related to these events is used by the host processing unit to analyze the operation of the target processor by the host processing unit.

25

2. Description of the Related Art

As microprocessors and digital signal processors have become increasingly complex, advanced techniques have been  
30 developed to test these devices. Dedicated apparatus is available to implement the advanced techniques. Referring

5 to Fig. 1A, a general configuration for the test and debug  
of a target processor 12 is shown. The test and debug  
procedures operate under control of a host processing unit  
10. The host processing unit 10 applies control signals to  
the emulation unit 11 and receives (test) data signals from  
10 the emulation unit 11 by cable connector 14. The emulation  
unit 11 applies control signals to and receives (test)  
signals from the target processor 12 by connector cable 15.  
The emulation unit 11 can be thought of as an interface  
unit between the host processing unit 10 and the target  
15 processor 12. The emulation unit 11 must process the  
control signals from the host processor unit 10 and apply  
these signals to the target processor 12 in such a manner  
that the target processor will respond with the appropriate  
test signals. The test signals from the target processor  
20 12 can be a variety types. Two of the most popular test  
signal types are the JTAG (Joint Test Action Group) signals  
and trace signals. The JTAG signal provides a standardized  
test procedure in wide use. Trace signals are signals from  
a multiplicity of junctions in the target processor 12.  
25 While the width of the bus interfacing to the host  
processing unit 10 generally have a standardized width, the  
bus between the emulation unit 11 and the target processor  
12 can be increased to accommodate the increasing  
complexity of the target processing unit 12. Thus, part of  
30 the interface function between the host processing unit 10  
and the target processor 12 is to store the test signals

5 until the signals can be transmitted to the host processing  
unit 10.

Referring to Fig. 1B, the operation of the trigger generation unit 19 is shown. At least one event signal is  
10 applied to the trigger generation unit 19. Based on the event signals applied to the trigger generation unit 19, a trigger signal is selected. Certain events and combination of events, referred to as an event front, generate a selected trigger signal that results in certain activity in  
15 the target processor such as a debug halt. Combinations of different events generating trigger signals are referred to as jobs. Multiple jobs can have the same trigger signal or combination of trigger signals. In the test and debug of the target processor, the trigger signals can provide  
20 impetus for changing state in the target processor or for performing a specified activity. The event front defines the reason for the generation of trigger signal. This information is important in understanding the operation of the target processor because, as pointed out above, several  
25 combinations of events can result in the generation of a trigger signal. In order to analyze the operation of the target processing unit, the portion of the code resulting in the trigger signal must be identified. However, the events in the host processor leading to the generation of  
30 event signals can be complicated. Specifically, the characteristics of an instruction at a program counter

5 address can determine whether a trigger signal should be generated. A trigger signal can indicate when an address is within a range of addresses, outside of a range of addresses, some combination of address characteristics, and/or the address is aligned with a reference address. In  
10 this instance, the address can be the program address of an instruction or a memory address directly or indirectly referenced by a program instruction.

A need has been felt for apparatus and an associated method  
15 having the feature that events corresponding to characteristics of the program counter address can be identified. It would be yet another feature of the apparatus and associated method to provide for the identification of program counter address characteristics  
20 that encompasses more than one range. It would be a still further feature of the present invention to identify program address characteristics that include the characteristics of the data identified by the program counter address. It would be still another feature of the  
25 apparatus and associated method to identify characteristics of addresses referenced by program instruction. It would be yet a further feature of the present invention to compare characteristics of two addresses.

**5 Summary of the Invention**

The aforementioned and other features are accomplished, according to the present invention, by providing a comparator that can determine the relationship of either 10 one or two addresses to a group of user selected characteristics. In particular, the comparator includes a first comparator unit and second comparator unit. In this manner, characteristics for one or for two addresses can be determined, i.e., whether two addresses meet relatively 15 simple, and possible different requirements or a single address meets more complex requirements. In addition, the comparator can include apparatus responsive to requirements for a related data field for adding these data requirements to a decision requiring the address. Finally, a decision 20 unit determines whether all the criteria for the address have been met and, when the criteria has been met, an event signal is generated. The event signal either alone or in combination with other event signals can result in a trigger signal. The trigger signal changes the operation 25 of the target processor and event signal or signals resulting in a trigger signal are communicated to the host processing unit.

Other features and advantages of present invention will be 30 more clearly understood upon reading of the following description and the accompanying drawings and the claims.

**Brief Description of the Drawings**

Figure 1A is a general block diagram of a system configuration for test and debug of a target processor,  
10 while Figure 1B illustrates the function of the trigger generation unit.

Figure 2, a block diagram of the apparatus for storing the event signals that result in the generation of a trigger  
15 signal.

Figure 3 is a block diagram of apparatus for storing the contents of the program counter related to the generation of the trigger signal according to the present invention.

20 Figure 4A is a block diagram of the comparator unit according to the present invention, while Figure 4B is a block diagram of the principal components of each comparator in the comparator unit according to the present  
25 invention.

Figure 5A, Figure 5B and Figure 5C illustrate the operation of the comparator unit according to the present invention.

## 5 Description of the Preferred Embodiment

### 1. Detailed Description of the Figures

Fig. 1 has been described with respect to the related art.

10

Referring to Fig. 2, a block diagram of the apparatus for capturing the identification of the events resulting in a trigger signal is shown. A plurality of target processing unit and test and debug components can provide an event signal under preselected conditions. The components generating event signals include a state machine **210** (determining the state in which the target processing unit is executing code), counter zero units **211** and **212** (determining when a preselected condition has been met), an auxiliary event generating unit **213** (providing an event signal for a predetermined condition of the target processor), and comparators **214-217** (for processing signals from a system bus). Each of the components providing event signals are coupled to a particular input terminal of trigger generation unit **19** and to an associated location in a capture register **22**. When an event signal or preselected combination of event signals is identified by the trigger generation unit **19**, an appropriate trigger signal is generated. Along with the trigger signal, the trigger generation unit **19** generates a control signal. The control signal results in the storage of the applied event signals

5 in the capture register **22**. The contents of the capture register **22** can be applied to a read bus **23** and subsequently transferred to the host processing unit for analysis.

10 Referring to Fig. 3, a block diagram of the apparatus for storing the contents of the program counter related to the generation of a trigger signal is shown. As in Fig. 2, the state machine **210**, the counter zero units **211** and **212**, the auxiliary event generator **213**, and the comparators, **214** - **217**, in the presence of preselected conditions, generate event signals that are applied to the trigger generation unit **19**. In response to a preselected event signal or combination of event signals, the trigger generation unit **19** generates a trigger signal. The trigger signal causes a predetermined response by the target processor. In addition, the trigger generation unit **19** provides a trigger control signal. This trigger control signal is applied to register **32**. The contents of program counter are applied through a delay line **35** to the register **32**. In response to the trigger control signal, the program counter contents are stored in the register **32**. In response to a control signal, the contents of register **32** can be transferred to the host processing unit.

25 Referring to Fig. 4A, the over all structure of a comparator unit **40**, according to the present invention, is

5 shown. The comparator unit **40** includes a comparator one **41** and a comparator two **42**. Comparator one **41** receives input signals from bus A and from data qualifying network **49**. Comparator two **42** receives input signals from bus B and from the data qualifying network **49**. Comparator one **41** 10 generates an INTERCOMPARATOR ONE signal and applies this signal to comparator two **42**. The comparator two **42** generates an INTERCOMPARATOR TWO signal and applies this signal to comparator one **41**. Comparator one **41** provides an EVENT ONE output signal, while comparator two **42** provides 15 an EVENT TWO output signal. The data qualifying network **49** is used to ensure that an event signal is generated when the address(es) being tested by the comparators **41** and **42** meet the requirements and the data accessed at the address has predetermined relationship, for example with a 20 reference data value. While in the Fig. 4A one data qualifying network **49** is shown, a data qualifying network can be associated with each comparator **41** and **42**.

Referring to Fig. 4B, components of the comparator one **41** 25 are shown. Comparator one **41** includes a qualification logic **411**. The data qualifying logic **411** receives a signal from the data qualifying network **49** and applies a signal to comparator logic **412**. The comparator logic **412** has the bus A signals applied thereto. The comparator logic **412** 30 applies a signal to the event signal generation unit **413** and generates the COMPARATOR ONE signal. The event signal

5 generation unit 413 receives the INTERCOMPARTOR TWO signal and generates the EVENT ONE signal. The comparator logic 412 and qualification logic unit 411 also receive control signals. The control signals can include the parameters used in the comparator logic 412. The qualification logic 10 411 receives architecture-related signals such as whether a valid memory access was generated, whether the memory access was a read or write operation. These control signals can determine whether an operation of the processor meets preselected criteria.

15

Referring to Figs 5A through 5C, the operations of the comparator unit for some exemplary conditions are illustrated. In Fig. 5A, an example of the operation of the comparator unit using only comparator one (or 20 comparator two) is shown. In this example, the comparator provides an event signal when any portion of the address signal group is less than the designated address (shown by the arrow). The exemplary address signal groups are shown as word signal groups. Only the address with the no 25 portion of the addressed signal group being less than the designated address provides no EVENT signal. (This criterion is one definition of a "touching" requirement). Thus, signal group 1 generates an event signal, a portion being less than the designated address. Signal group 2 30 also generates an event signal, the entire signal group being less than the designated address. Signal group 3 is

5 entirely above the designated address and therefore does not meet the "less than" requirement.

Fig. 5B shows another type of event generation. In this example, the same touching criterion is used. In addition, 10 the address signal group must be match-aligned with a reference address. The reference address is word signal group and the word signal group alignment addresses (WB) are also shown. This criterion is referred to as an "exact" criterion. In this example, event signal 1 does 15 not generate an event signal because, although the touching requirement is met, the word group is not aligned with the reference address. No event signal is generated for signal group 2 because, although the 'exact' requirement is met, the touching requirement is not met. An event signal is 20 generated for signal group 3 because the signal group is aligned with the reference signal group and the touching requirement is met. For signal group 4, an event signal is not generated because although the touching requirement is met, the exact (alignment) requirement is not met. With 25 respect to signal group 5, a single byte is shown as not generating an event signal. This result arises from the fact that, although the touching requirement is met, the reference signal group is a word. The signal group 5 is not aligned with a word boundary defined by the reference 30 signal group.

5 In Fig. 5A and Fig. 5B, only one of the two comparators is required to generate an event signal for the exemplary requirements.

10 In Fig. 5C, an example is given wherein both comparator one and comparator two are needed to generate an EVENT signal.

In this example, a portion of the address must be in a region defined by being less than a designated address #1 or being greater than a designated address #2. Because of these two criteria, one criterion must be tested by each comparator.

15 Signal group 1 results in the generation of an event signal because it is at least partially in the region defined by designated address #1 thereby fulfilling a touching requirement. Similarly, signal group 2 is at least partially in region defined by designated address #2 and 20 thereby also meets the touching requirement. Signal group 3 does not meet either touching requirement and therefore no event signal is generated.

5 2. Operation of the Preferred Embodiment

The operation of the comparator unit of the present invention can be understood as follows. The data qualifying unit 49 determines when the data associated with 10 the address(es) to be analyzed has the required characteristics. The data qualifying logic 411 then provides a signal that determines whether the analysis of the address in the comparator logic can continue. When the process can continue, the comparator logic determines one 15 selected characteristic of the address applied by the bus. The selected characteristic is determined by the control signals that are typically selected by the user for the currently executing program. The selected characteristic is the relationship of the address signal group to a 20 designated or reference address. When the selected characteristic is present, then a signal is applied to the event signal generation unit. As a result of this signal, an EVENT signal is generated.

25 While the foregoing example determines the relationship of an address signal group to a single designated, reference address, the fact that the two comparators are interconnected permits the comparator unit 40 to determine the relationship of an address signal group to two 30 designated, reference addresses, i.e., one reference address in each comparator. In other words, the use of

5 both comparators permits the comparator unit to determine the relationship of an address signal group to a region of addresses.

10 The comparator of the present invention is particularly useful in the test and debug procedures of a target processor. In analyzing the operation of target processing system, it is important to know the events that result in the change in operation produced by a trigger signal. The present invention captures an identification of the events 15 that result in the change in operation, e.g., the transition to an interrupt service routine. These events are captured only in the event that an actual trigger signal is generated. Upon the generation of a trigger signal, signals specifying the events causing the trigger 20 signal are stored and can be transferred the host processing unit for analysis. In addition, it is necessary to determine where in the program execution the trigger signal occurred as well as the events that resulted in the generation of the trigger signal. The contents of the 25 program counter are the best indication of the state of program execution at the time of the trigger signal. However, because of the pipeline delay (and, if present, a pipeline flattener delay), the events that result in the generation of the trigger signal are the result of 30 instructions that began execution before the delay. Consequently, in order to correlate the events causing the

5 trigger signal with the appropriate instruction identified  
by the program counter, the delay is added in the  
instruction applied to the register. In this manner, the  
target processor events resulting in the generation of a  
trigger signal and the related position in the instruction  
10 execution can be identified transferred to the host  
processing unit for analysis. In the preferred embodiment  
shown in Fig. 2 and Fig. 3, bus A and bus B are both  
coupled to the addresses referenced by the program counter.  
The comparator unit is then used to generate an EVENT  
15 signal that is applied to the trigger unit. However, the  
comparator of the present has invention has wider  
application. For example two addresses can be applied to  
the comparator on the two buses and analyzed separately.  
For example, a program counter address and an address  
20 referenced by the program counter address can be analyzed  
separately.

While the invention has been described with respect to the  
embodiments set forth above, the invention is not  
25 necessarily limited to these embodiments. Accordingly,  
other embodiments, variations, and improvements not  
described herein are not necessarily excluded from the  
scope of the invention, the scope of the invention being  
defined by the following claims.